Add multilingual language and systems learning tracks

en/expanded-22-2/README.md

@@ -0,0 +1,9 @@
+# CPU Architecture & Portability · 2
+
+[Agila University track](https://edu.agilaos.com/track.php?track=22&lang=en)
+
+About 15 minutes per lesson. Predict, run, change, explain, then complete the check in University.
+
+- [Lesson 1: Compare x86-64, Arm64, and RISC-V](lesson-1/lesson.html)
+- [Lesson 2: BASIC on 6502, Z80, and modern hosts](lesson-2/lesson.html)
+- [Lesson 3: A reproducible portability report](lesson-3/lesson.html)

en/expanded-22-2/lesson-1/lesson.html

@@ -0,0 +1 @@
+<!doctype html><html lang="en"><meta charset="utf-8"><title>Compare x86-64, Arm64, and RISC-V</title><h1>Compare x86-64, Arm64, and RISC-V</h1><p>15-minute session: read for 3 minutes, trace for 3, experiment for 7, and complete the check for 2. Spend longer whenever you need.</p><p>x86-64, AArch64, and RV64 use different instruction encodings and register conventions. AArch64 names 64-bit general registers X0–X30; RV64I has x0–x31 with x0 fixed to zero. The ABI adds calling conventions, stack rules, and binary interfaces. Compare a function call in the official manuals, then list which assumptions a compiler backend must change. A shared 64-bit label does not make binaries interchangeable.</p><h3>Practice and evidence</h3><p>Keep three notes: your prediction, the actual result, and why they match or differ. The completion check grades understanding; the practice task builds skill.</p><p><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Language reference: www.intel.com</a></p><p><a href="https://developer.arm.com/Architectures/Learn%20the%20Architecture">Language reference: developer.arm.com</a></p><p><a href="https://docs.riscv.org/">Language reference: docs.riscv.org</a></p></html>

en/expanded-22-2/lesson-2/lesson.html

@@ -0,0 +1 @@
+<!doctype html><html lang="en"><meta charset="utf-8"><title>BASIC on 6502, Z80, and modern hosts</title><h1>BASIC on 6502, Z80, and modern hosts</h1><p>15-minute session: read for 3 minutes, trace for 3, experiment for 7, and complete the check for 2. Spend longer whenever you need.</p><p>A BASIC dialect belongs to an interpreter or compiler, not directly to a CPU. Classic 6502 and Z80 systems often provided different BASIC dialects and device commands. Separate portable arithmetic from machine-specific graphics, PEEK/POKE addresses, and file commands. Port a three-line greeting by consulting the target dialect manual. In this lab Bywater runs on Linux; it does not emulate either historical machine.</p><h3>Practice and evidence</h3><p>Keep three notes: your prediction, the actual result, and why they match or differ. The completion check grades understanding; the practice task builds skill.</p><p><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Language reference: www.intel.com</a></p><p><a href="https://developer.arm.com/Architectures/Learn%20the%20Architecture">Language reference: developer.arm.com</a></p><p><a href="https://docs.riscv.org/">Language reference: docs.riscv.org</a></p></html>

en/expanded-22-2/lesson-3/lesson.html

@@ -0,0 +1 @@
+<!doctype html><html lang="en"><meta charset="utf-8"><title>A reproducible portability report</title><h1>A reproducible portability report</h1><p>15-minute session: read for 3 minutes, trace for 3, experiment for 7, and complete the check for 2. Spend longer whenever you need.</p><p>Choose one small program and two target environments. Record compiler/interpreter version, ISA, OS, input, expected result, actual result, and limitations. Distinguish compile success from a successful target execution. If only one target is available, mark the other untested. Use the official Intel, Arm, and RISC-V references linked in the course resources. Your next step is the core and memory mapping track.</p><h3>Practice and evidence</h3><p>Keep three notes: your prediction, the actual result, and why they match or differ. The completion check grades understanding; the practice task builds skill.</p><p><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Language reference: www.intel.com</a></p><p><a href="https://developer.arm.com/Architectures/Learn%20the%20Architecture">Language reference: developer.arm.com</a></p><p><a href="https://docs.riscv.org/">Language reference: docs.riscv.org</a></p></html>