1 line
1.2 KiB
HTML
1 line
1.2 KiB
HTML
<!doctype html><html lang="en"><meta charset="utf-8"><title>Compare x86-64, Arm64, and RISC-V</title><h1>Compare x86-64, Arm64, and RISC-V</h1><p>15-minute session: read for 3 minutes, trace for 3, experiment for 7, and complete the check for 2. Spend longer whenever you need.</p><p>x86-64, AArch64, and RV64 use different instruction encodings and register conventions. AArch64 names 64-bit general registers X0–X30; RV64I has x0–x31 with x0 fixed to zero. The ABI adds calling conventions, stack rules, and binary interfaces. Compare a function call in the official manuals, then list which assumptions a compiler backend must change. A shared 64-bit label does not make binaries interchangeable.</p><h3>Practice and evidence</h3><p>Keep three notes: your prediction, the actual result, and why they match or differ. The completion check grades understanding; the practice task builds skill.</p><p><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Language reference: www.intel.com</a></p><p><a href="https://developer.arm.com/Architectures/Learn%20the%20Architecture">Language reference: developer.arm.com</a></p><p><a href="https://docs.riscv.org/">Language reference: docs.riscv.org</a></p></html> |